

FIG. 1





FIG. 2

FIG. 3




FIG. 4

```

1 #include <stdio.h>
2 void pipeline(unsigned short valid_a, unsigned short valid_b,
3               unsigned short a, unsigned short b,
4               unsigned short *out, unsigned short *valid_out) {
5               unsigned short a_tmp = 0x0000;
6               unsigned short a_out = 0x0000;
7               unsigned short *valid_out;
8
9   main() {
10     unsigned short valid_a, valid_b,
11     a, b, *out, *valid_out;
12     *out = 0x0000;
13     *valid_out = 0x0000;
14   }
15   void pipeline(unsigned short valid_a, unsigned short valid_b,
16                 unsigned short a, unsigned short b,
17                 unsigned short *out, unsigned short *valid_out) {
18     unsigned short valid_a_tmp = 0x0000;
19     unsigned short a_tmp = 0x0000;
20     unsigned short b_tmp = 0x0000;
21     while (1) {
22       valid_a_tmp = $ 0x0001&valid_a;
23       if (((0x0001&valid_a_tmp == 0x0000) && (0x0001&valid_a == 0x0001)) {
24         a_tmp = 0x7FFF&a;
25         $ ;
26         L:
27         if ((0x0001&valid_b == 0x0001) b_tmp = 0x7FFF&b;
28         else
29           *out = $ (a_tmp + b_tmp);
30           *valid_out = $ 0x0001;
31       } else {
32         $ ;
33         *valid_out = $ 0x0000;
34     }
35   }
36 }

```




FIG. 5






FIG. 6**FIG. 7**

FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24


DETERMINATION OF INSERTION POSITIONS
OF REGISTER ASSIGNMENT DESCRIPTIONS

FIG. 25

```

1 #include <stdio.h>
2 void pipeline(unsigned short valid_a, unsigned short valid_b,
3               unsigned short valid_b,
4               unsigned short a,
5               unsigned short b,
6               unsigned short *out,
7               unsigned short *valid_out);
8 main() {
9   unsigned short valid_a, valid_b,
10   a, b, *out, *valid_out;
11   *out = 0x0000;
12   *valid_out = 0x0000;
13   pipeline(valid_a, valid_b, a, b, out, valid_out);
14 }
15 void pipeline(unsigned short valid_a, unsigned short valid_b,
16               unsigned short a, unsigned short b,
17               unsigned short *out, unsigned short *valid_out) {
18   unsigned short valid_a_tmp = 0x0000;
19   unsigned short a_tmp = 0x0000;
20   unsigned short b_tmp = 0x0000;
21   /* Added variables */
22   unsigned short valid_a_tmp_i;
23   unsigned short valid_a_tmp_o = 0x0000;
24   unsigned short valid_out_o = 0x0000;
25   unsigned short out_i;
26   unsigned short out_o = 0x0000;
27   unsigned short valid_a_tmp = 0x0000;
28   unsigned short flag_valid_out = 0x0000;
29   unsigned short flag_out = 0x0000;

```

FIG. 26

```

30 while (1) {
    /* valid_a_tmp = $ valid_a; */
31    valid_a_tmp_i = 0x0001&valid_a;      /* Refined */
32    valid_a_tmp_o = valid_a_tmp_o;      /* Refined */
33    flg_valid_a_tmp = 1;
34    if ((0x0001&valid_a_tmp == 0x0000) && (0x0001&valid_a == 0x0001)) {
35        a_tmp = 0x7FFF&a;
        /* $ */
        /* BEGIN : Register Assignment */
36        valid_a_tmp_o = valid_a_tmp_i;
37        if (flg_value_a_tmp == 1) valid_a_tmp_o = valid_a_tmp_o;
38        out_o = out_i;
39        if (flg_out==1) *out = out_o;
40        valid_out_o = valid_out_i;
41        if (flg_valid_out==1) *valid_out = valid_out_o;
        /* END : Register Assignment */
42    L:

```


FIG. 28

FIG. 27

```

43   if (0x0001&valid_b == 0x0001) b_tmp = 0x7FFF&b;
44   else {
45     /* $ */
46     /* BEGIN : Register Assignment */
47     valid_a_tmp_o = valid_a_tmp_i;
48     valid_a_tmp = valid_a_tmp_o;
49     out_o = out_i;
50     if (flg_out==1) *out = out_o;
51     valid_out_o = valid_out_i;
52     if (flg_valid_out==1) *valid_out = valid_out_o;
53     /* END : Register Assignment */
54     goto L;
55   }
56   /* *out = $(a_tmp + b_tmp); */
57   *out_j = a_tmp + b_tmp; /* Refined */
58   *out = out_o; /* Refined */
59   flg_out = 1; /* Added */
60   /* *valid_out = $ 0x0001; */
61   valid_out_i = 0x0001; /* Refined */
62   *valid_out = valid_out_o; /* Refined */
63   flg_valid_out = 1; /* Added */
64   valid_out_o = valid_out_i;
65   if (flg_valid_out==1) *valid_out = valid_out_o;
66   /* *valid_out = $ 0x0000; */
67   valid_out_i = 0x0000; /* Refined */
68   *valid_out = valid_out_o; /* Refined */
69   flg_valid_out = 1; /* Added */
70   }
71 }

```

FIG. 29




FIG. 30




FIG. 31




FIG. 32

```
1 void foo(unsigned short in,
2         unsigned short cond,
3         unsigned short *out) {
4     unsigned short a, b, c, d, e;
5     while(1) {
6         a = 0;
7         b = 0;
8         a = in;
9         b = a + 1;
10        if (cond) {
11            c = b + 1;
12            d = c + 1;
13            e = d + 2;
14            if (d > 6) c--;
15            else c++;
16            c = c + 5;
17            $
18            *out = c;
19        } else {
20            $
21            *out = 1;
22        }
23        $
24    }
```

FIG. 33




FIG. 34




FIG. 35

CREATION OF VARIABLE TABLE




FIG. 36

CREATION OF VARIABLE TABLE




FIG. 37

CREATION OF VARIABLE TABLE




FIG. 38

CREATION OF VARIABLE TABLE




FIG. 39




FIG. 40

VARIABLE TABLE CREATION

STATE TRANSITION	ST0->ST1	ST0->ST2	ST1->ST0	ST2->ST0
LOCAL VARIABLE	def[6], def[8], use@b[9] def[7], def[9], pred(c1)use@c[11] pred(c1)def[11], use@d[12], pred(c2)[def[14]use, def[16]use] pred(c1)def[12], use@pred(c2) pred(c1)def[13]	def[6], def[8], use@b[9] def[7], def[9] use@out[17]		
ARGUMENT	cond use@pred(c1) out	use@pred(c1) def[18]	def[18]	def[21]
STATE TRANSITION	ST0->ST1	ST0->ST2	ST1->ST0	ST2->ST0
LOCAL VARIABLE	def[6], def[8], use@b[9] def[7], def[9], pred(c1)use@c[11] pred(c1)def[11], use@d[12], pred(c2)[def[14]use, def[16]use] pred(c1)def[12], use@pred(c2) pred(c1)def[13]			
ARGUMENT	cond use@pred(c1) out			

$\def[n]$: EXPRESSING THAT VARIABLE IS DEFINED AT LINE "n"
 $\text{use}@var[m]$: EXPRESSING THAT VARIABLE IS USED FOR ASSIGNMENT TO VARIABLE "var" AT LINE "m"
 $\text{pred}(\text{cond})\{\dots\}$: EXPRESSING THAT {...} IS PERFORMED IN CASE WHERE BRANCH OF CONDITION "cond" HAS HELD
 $\text{def}[i]\text{use}$: EXPRESSING THAT VARIABLE IS USED FOR ASSIGNMENT TO VARIABLE ITSELF AT LINE i
 $\text{use}@pred(\text{cond})$: EXPRESSING THAT VARIABLE IS USED IN CONDITION "cond"

FIG. 41

REDUNDANT STATEMENT DELETION

STATE TRANSITION		ST0->ST1	ST0->ST2	ST1->ST0	ST1->ST0	ST2->ST0
LOCAL VARIABLE	a	def[6], def[8], use@b[9]		def[6], def[8], use@b[9]		
	b	def[7], def[9], pred(c1)use@c[11]		def[7], def[9]		
	c	pred(c1)def[11], use@d[12], pred(c2)def[14]use, def[16]use		use@out[17]		
	d	pred(c1)def[12], use@pred(c2)				
	e	pred(c1)def[13]				
ARGUMENT	cond	use@pred(c1)		use@pred(c1)	def[18]	def[21]
	out					
STATE TRANSITION		ST0->ST1				
LOCAL VARIABLE	a	def[6], def[8], use@b[9]				
	b	def[7], def[9], pred(c1)use@c[11]				
	c	pred(c1)def[11], use@d[12], pred(c2)def[14]use, def[16]use				
	d	pred(c1)def[12], use@pred(c2)				
	e	pred(c1)def[13]				
ARGUMENT	cond	use@pred(c1)				
	out					

FIG. 42

STATE TRANSITION		ST0->ST1	ST0->ST2	ST1->ST0	ST2->ST0
LOCAL VARIABLE	a	def[8], use@b[9]		def[8], use@b[9]	
	b	def[9], pred(c)[use@c[11]]		def[9]	
	c	pred(c1)[def[11], use@d[12], pred(c2)[def[14]use, def[16]use]]		use@out[17]	
	d	pred(c1)[def[12], use@pred(c2)]			
ARGUMENT	cond	use@pred(c1)		use@pred(c1)	
	out			def[18]	def[21]
STATE TRANSITION		ST0->ST1			
LOCAL VARIABLE	a	def[8], use@b[9]			
	b	def[9], pred(c)[use@c[11]]			
	c	pred(c1)[def[11], use@d[12], pred(c2)[def[14]use, def[16]use]]			
	d	pred(c1)[def[12], use@pred(c2)]			
ARGUMENT	cond	use@pred(c1)			
	out				

FIG. 43




FIG. 44

LOCAL VARIABLE DELETION

STATE TRANSITION	ST0->ST1	ST0->ST2	ST1->ST0	ST2->ST0
LOCAL VARIABLE				
a	def[8], use@b[9]	def[8], use@b[9]		
b	def[9], pred(c1)[use@c[11]]	def[9]		
c	pred(c1)[def[11], use@d[12], pred(c2)[<u>def[14]</u> use, def[16]use]]	use@out[17]		
d	pred(c1)[<u>def[12]</u> , use@pred(c2)]			
ARGUMENT	cond use@pred(c1)	use@pred(!c1)	def[18]	def[21]
out				
STATE TRANSITION	ST0->ST1	ST0->ST2	ST1->ST0	ST2->ST0
LOCAL VARIABLE				
a	def[8], use@b[9]	def[8], use@b[9]		
b	def[9], pred(c1)[use@c[11]]	def[9]		
c	pred(c1)[def[11], use@d[12], pred(c2)[<u>def[14]</u> use, def[16]use]]	use@out[17]		
d	pred(c1)[<u>def[12]</u> , use@pred(c2)]			
ARGUMENT	cond use@pred(c1)	use@pred(c1)	def[18]	def[21]
out				

FIG. 45




FIG. 46

AFTER UPDATING		ST0->ST1	ST0->ST2	ST1->ST0	ST2->ST0
STATE TRANSITION					
LOCAL VARIABLE	c	pred(c1)[def[11], pred(c2)[def[16]use]]		use@out[17]	
ARGUMENT	cond	use@pred(c1)	use@pred('c1)		
	out		def[18]	def[21]	
STATE TRANSITION					
LOCAL VARIABLE	c	pred(c1)[def[11], pred('c2)[def[16]use]]			
ARGUMENT	cond	use@pred(c1)			
	out				

FIG. 47

STATE TRANSITION	ST0->ST1	ST0->ST2	ST1->ST0	ST2->ST0
LOCAL VARIABLE	c	pred(c1)[def[11], pred(c2)[def[16]use]]	retain	retain
ARGUMENT	cond	use@pred(c1)	use@pred(!c1)	
	out	retain	retain	def[21]
STATE TRANSITION	ST0->ST1			
LOCAL VARIABLE	c	pred(c1)[def[11], pred(c2)[def[16]use]]		
ARGUMENT	cond	use@pred(c1)	def[18]	
	out	retain		

FIG. 48




FIG. 49




FIG. 50

AFTER OPTIMIZATION


FIG. 51

FIG. 52

AFTER EXECUTION OF "RETAIN" ANALYSIS

STATE TRANSITION		ST0->ST1	ST0->ST2	ST1->ST2	ST1->ST1	ST1->ST1
LOCAL VARIABLE	valid_a_tmp valid_a_tmp_I a_tmp out_I valid_out_i	def[29], use@pred(c1) def[28] pred(c1) def[31]] retain retain pred(c1) use@a_tmp[31]]	def[29], use@pred(c1) def[28] pred(c1) retain retain retain	pred(c2) def[29], use@pred(c1)] pred(c2) def[28]] pred(c2) pred(c1) def[31]] pred(c2) def[36]] pred(c2) def[38]] pred(c2) pred(c1) use@a_tmp[31]]	pred(c2) def[29], use@pred(c1)] pred(c2) def[28]] pred(c2) pred(c1) def[31]] pred(c2) def[36]] pred(c2) def[38]] pred(c2) pred(c1) use@a_tmp[31]]	pred(c2) retain pred(c2) retain pred(c2) retain pred(c2) retain pred(c2) retain pred(c2) retain
ARGUMENT	a b valid_a valid_b valid_out out valid_a_tmp_o valid_out_o out_o	use@valid_a_tmp_i[28], use@pred(c1) retain retain use@valid_a_tmp[29] valid_out_o valid_out_o	use@valid_a_tmp_i[28], use@pred(c1) retain retain use@valid_a_tmp[29]	use@pred(c1) [28], use@pred(c1)] use@pred(c2) pred(c2) use@valid_a_tmp[28], use@pred(c1)] use@pred(c2) use@pred(c2) pred(c2) def[39]] pred(c2) def[37]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@out[37]]	use@pred(c1) [28], use@pred(c1)] use@pred(c2) pred(c2) use@valid_a_tmp[28], use@pred(c1)] use@pred(c2) use@pred(c2) pred(c2) def[39]] pred(c2) def[37]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@out[37]]	use@pred(c2) retain pred(c2) retain pred(c2) retain pred(c2) retain pred(c2) retain pred(c2) retain
STATE TRANSITION			ST2->ST1	ST2->ST2	ST2->ST2	ST2->ST2
LOCAL VARIABLE	valid_a_tmp valid_a_tmp_I a_tmp out_I valid_out_i	pred(c2) def[29], use@pred(c1)] pred(c2) def[28]] pred(c1) retain pred(c2) def[36]] pred(c2) def[38]]	def[29], use@pred(c1) def[28] pred(c1) def[31]] retain def[42]	def[29], use@pred(c1) def[28] pred(c1) def[31]] retain def[42]	def[29], use@pred(c1) def[28] pred(c1) def[31]] retain def[42]	def[29], use@pred(c1) def[28] pred(c1) def[31]] retain def[42]
ARGUMENT	a b valid_a valid_b valid_out out valid_a_tmp_o valid_out_o out_o	pred(c2) use@out_i[36]] pred(c2) use@valid_a_tmp_i[28], use@pred(c1)] use@pred(c2) valid_out out valid_a_tmp_o valid_out_o out_o	use@valid_a_tmp_i[28], use@pred(c1)] use@valid_a_tmp_i[28], use@pred(c1)] use@pred(c2) pred(c2) def[39]] pred(c2) def[37]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@valid_out_o[39]] pred(c2) use@out[37]]	use@valid_a_tmp_i[28], use@pred(c1)] use@valid_a_tmp_i[28], use@pred(c1)] use@pred(c2) pred(c2) def[39]] pred(c2) def[37]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@valid_out_o[39]] pred(c2) use@out[37]]	use@valid_a_tmp_i[28], use@pred(c1)] use@valid_a_tmp_i[28], use@pred(c1)] use@pred(c2) pred(c2) def[39]] pred(c2) def[37]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@valid_out_o[39]] pred(c2) use@out[37]]	use@valid_a_tmp_i[28], use@pred(c1)] use@valid_a_tmp_i[28], use@pred(c1)] use@pred(c2) pred(c2) def[39]] pred(c2) def[37]] pred(c2) use@valid_a_tmp[29]] pred(c2) use@valid_out_o[39]] pred(c2) use@out[37]]

10/31/2023 9:07

FIG. 53

INFORMATION ACQUISITION FROM VARIABLE TABLE WHICH IS "RETAIN" ANALYSIS RESULT

STATE TRANSITION	ST0->ST1	ST0->ST2	ST1->ST1	ST1->ST2
LOCAL VARIABLE	def[29], use@pred(c1) valid_a_tmp valid_a_tmp_1 a_tmp a_tmp_1 out_1 valid_out_i	def[29], use@pred(c1) def[28] pred(c1)\def[31] out_1 = out_o; valid_out_i = valid_out_o; pred(c1)\use@a_tmp[31] use@valid_a_tmp_2[28], use@pred(c1)	pred(c2)\def[29], use@pred(c1) pred(c2)\def[28] pred(c2)\pred(c1)\def[31] out_1 = out_o; valid_out_i = valid_out_o; pred(c2)\def[36] pred(c2)\def[38] pred(c2)\use@out[36] pred(c2)\pred(c1)\use@a_tmp[31] pred(c2)\use@out[28], use@pred(c1)	pred(c2)\def[29], use@pred(c1) pred(c2)\def[28] pred(c2)\pred(c1)\def[31] pred(c2)\out_1 = out_o; pred(c2)\def[36] pred(c2)\def[38] pred(c2)\use@pred(c1)\use@a_tmp[31] pred(c2)\use@out[36] use@pred(c2)
ARGUMENT	a b valid_a valid_b valid_out out valid_a_tmp_o valid_out_o out_o	valid_out = valid_out_o; out = out_o; use@valid_a_tmp[29] valid_out_o out_o	valid_out = valid_out_o; out = out_o; use@valid_a_tmp[29] pred(c2)\use@valid_out_o[39] pred(c2)\use@out[37]	valid_out = valid_out_o; out = out_o; use@valid_a_tmp[29] pred(c2)\use@valid_out_o[39] pred(c2)\use@out[37]
STATE TRANSITION	ST1->ST2	ST2->ST1	ST2->ST2	ST2->ST1
LOCAL VARIABLE	valid_a_tmp valid_a_tmp_1 a_tmp a_tmp_1 out_1 valid_out_i	pred(c2)\def[29], use@pred(c1) pred(c2)\def[28] pred(c1)\def[31] pred(c2)\def[36] pred(c2)\def[38] pred(c1)\use@out[36]	def[29], use@pred(c1) def[28] pred(c1)\def[31] out_1 = out_o; def[42] pred(c1)\use@a_tmp[31] pred(c2)\use@out[36] pred(c2)\use@valid_a_tmp[28], use@pred(c1)\use@valid_a_tmp[28], use@pred(c1) use@pred(c2)\def[39] pred(c2)\def[37] pred(c2)\use@valid_a_tmp[29] pred(c2)\use@valid_out_o[39] pred(c2)\use@out[37]	def[29], use@pred(c1) pred(c2)\def[28] pred(c2)\pred(c1)\def[31] out = out_o; def[43] pred(c2)\def[37] pred(c2)\use@valid_a_tmp[29] pred(c2)\use@valid_out_o[39] pred(c2)\use@out[37]
ARGUMENT	a b valid_a valid_b valid_out out valid_a_tmp_o valid_out_o out_o		use@valid_out[43]	use@valid_out[43]

FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 5.9




FIG. 60

```

1 module PipeLine(clk, reset_n,
2   valid_a, valid_b, a, b,
3   out, valid_out);
4   // System clock and reset
5   input clk;
6   input reset_n;
7   // Pipeline input signals
8   input [14:0] a;
9   input [14:0] b;
10  // Pipeline output signals
11  output valid_out;
12  output [15:0] out;
13  reg [15:0] out;
14  // Pipeline internal signals
15  reg valid_a_tmp;
16  reg valid_a_tmp_i;
17  reg [14:0] a_tmp;
18  reg [14:0] nxt_a_tmp;
19  reg valid_out_i;
20  reg valid_out_o;
21  reg [15:0] out_i;
22  reg [15:0] out_o;
23  // State registers
24  reg [1:0] state, nxt_state;
25  parameter ST0=2'b00,
26  ST1=2'b01,
27  ST2=2'b10;
28  // Branch conditions
29  assign c1 = !valid_a_tmp&&valid_a;
30  assign c2 = valid_b;

```

FIG. 61

```

// Register assignment statement
31  always @ (posedge clk or negedge reset_n) begin
32    if (!reset_n) begin
33      valid_a_tmp_o <= 1'b0;
34      out_o      <= 17'b00000000000000000000;
35    end
36    else begin
37      valid_a_tmp_o <= valid_a_tmp_i;
38      out_o      <= out_i;
39    end
40  end
// State registers and temporal registers
41  always @ (posedge clk or negedge reset_n) begin
42    if (!reset_n) begin
43      state      <= ST0;
44      a_tmp      <= 16'b0;
45    end
46    else begin
47      state      <= nxt_state;
48      a_tmp      <= nxt_a_tmp;
49    end
50  end
51  // Mealy finite state machine
52  always @ (state or c1 or c2 or
53    valid_a_tmp_i or valid_a_tmp_o or
54    valid_a_tmp or a_tmp or
55    valid_out_i or valid_out_o or
56    out_i or out_o) begin
57    case(state[1:0])
58      ST0: begin
59        valid_a_tmp_i  = valid_a;
60        valid_a_tmp   = valid_a_tmp_o;
61        valid_out_i   = valid_out_o;
62        valid_out     = valid_out_o;
63        out_i         = out_o;
64        out           = out_o;
65        if (c1) begin
66          nxt_a_tmp = a;
67          nxt_state = ST1;
68        end
69        else begin
70          nxt_a_tmp = a_tmp;
71          nxt_state = ST2;
72        end

```

FIG. 62

```

72   ST1 : begin
73     if (c2) begin
74       out_j = a_tmp + b;
75       out = out_o;
76       valid_out_i = 1'b1;
77       valid_out = valid_out_o;
78       valid_a_tmp_j = valid_a;
79       valid_a_tmp = valid_a_tmp_o;
80     if (c1) begin
81       nxt_a_tmp = a;
82       nxt_state = ST1;
83     end
84   else begin
85     nxt_a_tmp = a_tmp;
86     nxt_state = ST2;
87   end
88 end
89 else begin
90   nxt_state = ST1;
91   valid_a_tmp_j = valid_a_tmp_o;
92   valid_a_tmp = valid_a_tmp_o;
93   nxt_a_tmp = a_tmp;
94   valid_out_j = valid_out_o;
95   valid_out = valid_out_o;
96   out_j = out_o;
97   out = out_o;
98   end
99 end
100
101  ST2 : begin
102    valid_a_tmp_j = valid_a;
103    valid_a_tmp = valid_a_tmp_o;
104    valid_out_i = 1'b0;
105    valid_out = valid_out_o;
106    out_j = out_o;
107    out = out_o;
108  if (c1) begin
109    nxt_a_tmp = a;
110    nxt_state = ST1;
111  end
112  else begin
113    nxt_a_tmp = a_tmp;
114    nxt_state = ST2;
115  end
116 end
117 default : begin
118   nxt_state = ST0;
119   valid_a_tmp_j = valid_a_tmp_o;
120   valid_a_tmp = 1'b0;
121   nxt_a_tmp = 15'b0;
122   valid_out_j = valid_out_o;
123   valid_out = 1'b0;
124   out_j = out_o;
125   out = out_o;
126   end
127 endcase
128 end
129 endmodule

```